

Serial No.:	10/605,110	Art Unit:	2825
-------------	------------	-----------	------

### IN THE CLAIMS

1      **Claim 1 (currently amended): A method of forming a CMOS semiconductor materials device**  
2      **with a PFET area and an NFET area formed on a semiconductor substrate, said PFET area**  
3      **being covered with a PFET gate dielectric layer and said NFET area covered with an NFET**  
4      **gate dielectric layer composed of silicon oxide with different degrees of nitridation thereof,**  
5      **providing a silicon substrate with a PFET area and an NFET area,**  
6      **forming a PFET gate oxide layers over said PFET area and an NFET gate oxide layer over**  
7      **said NFET area,**  
8      **providing nitridation of said PFET gate oxide layer above said PFET area to form said**  
9      **PFET gate dielectric layer above said PFET area with a first optimized concentration level of**  
10     **nitrogen atoms in said PFET gate dielectric layer above said PFET area,**  
11     **providing nitridation of said NFET gate oxide layer to form said NFET gate dielectric layer**  
12     **above said NFET area with a second optimized concentration level of nitrogen atoms in said**  
13     **NFET gate dielectric layer above said NFET area,**  
14     **whereby an NFET concentration level of nitrogen atoms in said NFET gate dielectric layer**  
15     **is different from a PFET concentration level of nitrogen atoms in said PFET gate dielectric**  
16     **layer.**

1      **Claim 2 (original): The method of claim 1 including performing the following steps with one**  
2      **thereof preceding the other:**

3      **forming an NFET mask over said NFET area prior to beginning nitridation of said PFET**  
4      **gate oxide layer, then performing PFET gate dielectric nitridation thereof, and immediately**  
5      **thereafter removing said NFET mask, and**  
6      **forming a PFET mask over said PFET area prior to beginning nitridation of said NFET**  
7      **gate oxide layer, then performing NFET gate dielectric nitridation thereof, and immediately**  
8      **thereafter removing said PFET mask.**

Serial No.:	10/605,110	Art Unit:	2825
-------------	------------	-----------	------

1      **Claim 3 (currently amended):** The method of claim 1 including performing the following steps  
2      with one thereof preceding the other:

3      forming a single mask over one of said NFET area and said PFET area prior to beginning  
4      nitridation leaving the other one of said regions NFET area and said PFET area as an  
5      unmasked area region, performing gate dielectric nitridation of said unmasked area region,  
6      and immediately thereafter removing said single mask, and

7      performing gate dielectric nitridation into both said NFET area and said PFET area adding  
8      an [[equal]] additional concentration of nitrogen to said NFET gate oxide layer and said PFET  
9      gate oxide layer.

Please cancel claim 4.

**Claim 4 (canceled)**

1      **Claim 5 (original):** The method of claim 1 including providing greater nitridation in said PFET  
2      gate dielectric layer above said PFET area than nitridation in said NFET gate dielectric layer  
3      above said NFET area.

1      **Claim 6 (original):** The method of claim 2 including providing greater nitridation in said PFET  
2      gate dielectric layer above said PFET area than nitridation in said NFET gate dielectric layer  
3      above said NFET area.

1      **Claim 7 (original):** The method of claim 3 including providing greater nitridation in said PFET  
2      gate dielectric layer above said PFET area than nitridation in said NFET gate dielectric layer  
3      above said NFET area.

1      **Claim 8 (original):** The method of claim 4 including providing greater nitridation in said PFET  
2      gate dielectric layer above said PFET area than nitridation in said NFET gate dielectric layer  
3      above said NFET area.

Serial No.:	10/605,110	Art Unit:	2825
-------------	------------	-----------	------

1       **Claim 9 (currently amended): A method of forming a CMOS semiconductor materials device**  
2       **with a PFET area and an NFET area formed on a semiconductor substrate, said PFET area**  
3       **being covered with a PFET gate dielectric layer and said NFET area covered with an NFET**  
4       **gate dielectric layer composed of silicon oxide and different degrees of nitridation thereof,**  
5       **providing a silicon substrate with a PFET area and an NFET area,**  
6       **forming a PFET gate oxide layer over said PFET area and an NFET gate oxide layer over**  
7       **said NFET area,**  
8       **forming an NFET mask over said NFET area prior to beginning nitridation of said PFET**  
9       **gate oxide layer, then performing PFET gate dielectric nitridation providing nitridation of said**  
10      **PFET gate oxide layer above said PFET area to form said PFET gate dielectric layer above said**  
11      **PFET area with a first optimized concentration level of nitrogen atoms in said PFET gate**  
12      **dielectric layer above said PFET area and then removing said NFET mask,**  
13      **forming a PFET mask over said PFET area prior to beginning nitridation of said NFET**  
14      **gate oxide layer, then performing NFET gate dielectric nitridation providing nitridation of**  
15      **said NFET gate oxide layer to form said NFET gate dielectric layer above said NFET area**  
16      **producing a second optimized concentration level of nitrogen atoms in said NFET gate**  
17      **dielectric layer above said NFET area, and then removing said PFET mask, whereby an NFET**  
18      **concentration level of nitrogen atoms in said NFET gate dielectric layer is less than said first**  
19      **concentration level of nitrogen atoms in said PFET gate dielectric layer, and**  
20      **said NFET gate dielectric layer and said PFET gate dielectric layer have substantially the**  
21      **same thickness.**

Serial No.:	10/605,110	Art Unit:	2825
-------------	------------	-----------	------

1       **Claim 10 (currently amended):** The method of claim 9 including performing the following steps  
2       with one thereof preceding the other:

3       ~~forming an NFET mask over said NFET area prior to beginning nitridation of said PFET~~  
4       ~~gate oxide layer, then performing PFET gate dielectric nitridation thereof, and immediately~~  
5       ~~thereafter removing said NFET mask, and~~

6       ~~forming a PFET mask over said PFET area prior to beginning nitridation of said NFET~~  
7       ~~gate oxide layer, then performing NFET gate dielectric nitridation thereof, and immediately~~  
8       ~~thereafter removing said PFET mask,~~

9       ~~forming a single mask over one of said NFET area and said PFET area prior to beginning~~  
10      ~~nitridation leaving the other one of said regions NFET area and said PFET area as an~~  
11      ~~unmasked region area, performing gate dielectric nitridation of said unmasked area region,~~  
12      ~~and immediately thereafter removing said single mask, and~~

13      ~~performing gate dielectric nitridation into both said NFET area and said PFET area~~  
14      ~~adding an [[equal]] additional concentration of nitrogen to said NFET gate oxide layer and~~  
15      ~~said PFET gate oxide layer, with a resulting total nitrogen content higher in said PFET gate~~  
16      ~~oxide layer.~~

Please cancel claim 11

Claim 11 (canceled)

1       **Claim 12 (original):** The method of claim 9 including providing grater nitridation in said PFET  
2       gate dielectric layer above said PFET area than nitridation in said NFET gate dielectric layer  
3       above said NFET area.

1       **Claim 13 (original):** The method of claim 1 wherein the nitridation process is performed at a  
2       temperature below the maximum temperature that the masking material can withstand.

Serial No.:	10/605,110	Art Unit:	2825
-------------	------------	-----------	------

1      **Claim 14 (original): The method of claim 2 wherein the nitridation process is performed at a**  
2      **temperature below the maximum temperature that the masking material can withstand.**

1      **Claim 15 (original): The method of claim 3 wherein the nitridation process is performed at a**  
2      **temperature below the maximum temperature that the masking material can withstand.**

1      **Claim 16 (original): The method of claim 4 wherein the nitridation process is performed at a**  
2      **temperature below the maximum temperature that the masking material can withstand.**

1      **Claim 17 (original): The method of claim 5 wherein the nitridation process is performed at a**  
2      **temperature below the melting maximum temperature that the masking material can**  
3      **withstand.**

1      **Claim 18 (original): The method of claim 6 wherein the nitridation process is performed at a**  
2      **temperature below the maximum temperature that the masking material can withstand.**

1      **Claim 19 (original): The method of claim 7 wherein the nitridation process is performed at a**  
2      **temperature below the maximum temperature that the masking material can withstand.**

Serial No.:	10/605,110	Art Unit:	2825
-------------	------------	-----------	------

1       **Claim 20 (currently amended): A CMOS semiconductor device with a PFET area and an  
2       NFET area formed on a semiconductor substrate, said PFET area being covered with a PFET  
3       gate dielectric layer and said NFET area covered with an NFET gate dielectric layer composed  
4       of silicon oxide and different degrees of nitridation thereof comprising:**

5              **a silicon substrate with said PFET area and said NFET area,**  
6              **a PFET gate dielectric layer over said PFET area and an NFET gate dielectric layer over  
7       said NFET area,**

8              said PFET gate dielectric layer above said PFET area being nitrided with a first optimized  
9       concentration level of nitrogen atoms in said PFET gate dielectric layer above said PFET area,  
10             said NFET gate dielectric layer above said NFET area being nitrided with a second  
11       optimized concentration level of nitrogen atoms in said NFET gate dielectric layer above said  
12       NFET area,

13             said PFET gate dielectric layer and said NFET gate dielectric layer having different  
14       optimized levels of nitridation whereby a PFET concentration level of nitrogen atoms in said  
15       PFET gate dielectric layer above said PFET area is different from [[the]] an NFET  
16       concentration level of nitrogen atoms in said NFET gate dielectric layer.

Please add the following claims:

1       **Claim 21 (new): The method of claim 1 including performing the following steps:**

2              **first forming a base oxide mask over a base oxide layer for a capacitor area in said  
3       substrate,**

4              **then performing nitridation of a said gate dielectric layer followed by forming a mask  
5       thereover after removing said base oxide mask over said capacitor area, and**

6              **then performing nitridation of said base oxide layer above said capacitor area thereby  
7       converting said base oxide layer into a capacitor dielectric layer.**

Serial No.:	10/605,110	Art Unit:	2825
-------------	------------	-----------	------

1      **Claim 22 (new): The method of claim 9 including performing the following steps:**

2            **first forming a base oxide mask over a base oxide layer for a capacitor area in said  
3            substrate,**

4            **then performing nitridation of a said gate dielectric layer followed by forming a mask  
5            thereover after removing said base oxide mask over said capacitor area, and**

6            **then performing nitridation of said base oxide layer above said capacitor area thereby  
7            converting said base oxide layer into a capacitor dielectric layer.**